The CDR architecture generally consists of four building Vdd Vdd blocks ( Fig. 1): 1) phase detector, detecting the phase difference between the data and the recovered clock Vdd 2) loopfilter 3) voltage controlled oscillator (VCO) Vin Vcontrol 4) decision circuit, retiming the data and reducing its I jitter.
III. PLL CIRCUIT IMPLEMENTATION
The PLL architecture is fully differential to suppress the common-mode noise and provide robust operation under low voltage operation, using a typical IV supply.
A. XOR Phase Detector A high-speed XOR gate is used as a phase detector suitable for RZ data-format. It locks onto a signal with 90 degrees phase offset if the VCO center frequency is precisely D VCO Design equal to the data rate. The schematic of a fully differential
The VCO ring architecture is used to provide multiple XOR gate is shown in Fig.2 . To obtain high frequency output phases and wide tuning ranges. The VCO topology performance; the MOS Current Mode Logic (MCML) is proposed in this paper considerably reduces the supply adopted to maximize the speed and improve the commonvoltage requirement, and consequently the power mode performance [4] .
consumption. The concept of the negative skewed-delay cell is illustrated in Fig.4 [3], which is extended and modified in B. Loop Filter this paper. It consists of a conventional CMOS inverter and a The output of the XOR signal is filtered using a simple conceptual negative delay element inserted at one of the two first order passive RC network. The low pass filter averages transistor inputs of the CMOS inverter. In this case, the input the signal and yields the required DC level that controls the of the PMOS is connected to the negative delay elements and VCO. This design adopted a 2.O loop resistor and a the input signal to the PMOS comes earlier than that of the capacitor of 0.7pF. Under these conditions, a filter cutoff NMOS. In conventional inverter delay cells, the input signals frequency of one-hundredth the input frequency is obtained, are simultaneously provided from the previous stage. which can easily be integrated on-chip.
In contrast, the new proposed two stages VCO features a self-skewing local action per stage. This leads to a significant C. Self-Biasing Cell improvement in speed up to 3 times faster than the In order to improve the jitter performance, a low-noise conventional one. The VCO can be easily implemented with biasing cell is used for more linear Voltage-Frequency a multi-stage ring oscillator. In the two-stage based VCO, characteristics, as shown in Fig.3 . Moreover, the biasing only two phases are present so there are no skewed phases. generator circuit is used to increase the tuning range and
The presented two-stage ring VCO uses a local delayed linearity of the VCO [5] . Thus, the VCO control voltage can version of the same input designed to be a skewed phase of operate from 0V to VDD.
the same clock using simple delay blocks. In-A~~~I increase in power consumption. However, the entire design is still low-power thanks to the 1V supply. A two stage-ring VCO was chosen to be used in the PLL circuit for its low power consumption, and low noise. The Fig.5 poly resistance has been used to implement the loop resistor The schematic of the unit delay cell is shown in Fig.6 . and the capacitor has been realized as a MOS-transistor gate. The transistors Ml and M2 are the differential input pair.
A comparable area is required for the XOR phase detector, The devices M3 and M4 are the negative gm cross-coupled which is located at the lower left. The ring oscillator is pair. MS and M6 provide the skewing action through the two located in the top right area where matching between delay blocks. Each delay block is a double CMOS inverter as transistor pairs have been considered. Both the biasing cell shown. These inverters provide a skewed version of the and the VCO output buffer can be seen in the lower right input, corner. [6] Y. Eken, and J. P. Uyemura, "A 5.9-GHz Voltage-Controlled
The input and output clocks are shown Fig.9 
